
PIC16C745/765
DS41124C-page 78
Preliminary
2000 Microchip Technology Inc.
REGISTER 11-2:
RECEIVE STATUS AND CONTROL REGISTER (RCSTA: 18h)
R/W-0
U-0
R-0
R-x
SPEN
RX9
SREN
CREN
—
FERR
OERR
RX9D
R
= Readable bit
W = Writable bit
U
= Unimplemented bit,
read as ‘0’
- n = Value at POR reset
bit7
bit0
bit 7:
SPEN: Serial Port Enable bit
1
= Serial port enabled (Configures RC7/RX/DT and RC6/TX/CK pins as serial port pins)
0
= Serial port disabled
bit 6:
RX9: 9-bit Receive Enable bit
1
= Selects 9-bit reception
0
= Selects 8-bit reception
bit 5:
SREN: Single Receive Enable bit
Asynchronous mode
Don’t care
Synchronous mode - master
1
= Enables single receive
0
= Disables single receive
This bit is cleared after reception is complete.
Synchronous mode - slave
Unused in this mode
bit 4:
CREN: Continuous Receive Enable bit
Asynchronous mode
1
= Enables continuous receive
0
= Disables continuous receive
Synchronous mode
1
= Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)
0
= Disables continuous receive
bit 3:
Unimplemented: Read as '0'
bit 2:
FERR: Framing Error bit
1
= Framing error (Can be updated by reading RCREG register and receive next valid byte)
0
= No framing error
bit 1:
OERR: Overrun Error bit
1
= Overrun error (Can be cleared by clearing bit CREN)
0
= No overrun error
bit 0:
RX9D: 9th bit of received data. (Can be used for parity.)
745cov.book Page 78 Wednesday, August 2, 2000 8:24 AM